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We suggest and experimentally demonstrate a chaotic memory resistor (memristor). The core of
our approach is to use a resistive system whose equations of motion for its internal state variables
are similar to those describing a particle in a multi-well potential. Using a memristor emulator, the
chaotic memristor is realized and its chaotic properties are measured. A Poincaré plot showing chaos
is presented for a simple nonautonomous circuit involving only a voltage source directly connected
in series to a memristor and a standard resistor. We also explore theoretically some details of this
system, plotting the attractor and calculating Lyapunov exponents. The multi-well potential used
resembles that of many nanoscale memristive devices, suggesting the possibility of chaotic dynamics
in other existing memristive systems.
INTRODUCTION
The class of memory circuit elements consisting of
memristors, memcapacitors and meminductors [1, 2] is a
relatively new paradigm based on the understanding that
many physical realizations of basic circuit elements (re-
sistors, capacitors and indicators) may involve an intrin-
sic memory mechanism, at least on certain time scales.
Currently, a lot of attention is devoted to such elements
and their potential applications - with a primary focus
on memristive elements [3–5]. Physical manifestations
of memristors range from thermistors [6] to complex ox-
ide [7–11] and spintronic [12–14] materials. A number
of possible intriguing applications of memristors have al-
ready been discussed including digital memory [15–17],
neuromorphic systems [18–20], adaptive filters [21, 22],
tunable and reconfigurable metamaterials [11], and oth-
ers [23–25].
By definition [1, 4], an nth-order voltage-controlled
memristive system is described by the relations
I(t) = R−1M (x, VM , t)VM (t) (1)
x˙ = f (x, VM , t) (2)
where VM (t) and I(t) denote the voltage across and cur-
rent through the device, RM is a scalar called the mem-
ristance, x is a vector representing n internal state vari-
ables, and f is an n-component vector function. Follow-
ing present convention, we will call a device described
by Eqs. (1)-(2) a memristor, even though the latter was
originally defined when RM depends on charge or flux
(time integral of voltage) only [3].
In this paper, we consider a specific type of second-
order memristor described by Eq. (2) of the form
d
dt
 x
x˙
 =
 x˙
− 1m ∂U∂x − γ x˙+ F (VM )m
 , (3)
where x and x˙ are internal state variables, m is an effec-
tive mass associated with the internal state of the device,
U(x) is a multi-well potential such that U(±∞) =∞ (see
schematic in Fig. 1), γ is a damping coefficient and F is a
driving force that depends on the voltage applied to the
memristor.
It is important to note that Eq. (3) describes the clas-
sical dynamics of an effective particle in a multi-well po-
tential and has a close connection to physical processes
in certain nanoscale memristors [26]. In particular, oxy-
gen vacancy migration in TiO2 memristors can be de-
scribed as a hopping process between potential minima
[26]. Moreover, a strained elastic membrane memcapac-
itor (memory capacitor) [27] is also described by equa-
tions similar to Eq. (3). These connections give physical
grounding to our choice of memristive function.
An important consequence of Eq. (3) is the existence
of a chaotic regime within a certain range of parame-
ters. This approach to chaos with memristors is unique
and radically different from previous proposals [22, 28–
30] that are based on modified Chua’s circuits [31, 32]
with active elements. We emphasize also that our real-
ization of chaos results from the simplest single-element
nonautonomous chaotic circuit consisting of the chaotic
memristor directly connected to a voltage source. The
presence of chaos in such a simple system certainly has
potential applications in cryptography and communica-
tions, as well as other areas. It is also converserly true
however, that chaotic behavior can be a detriment in
memory or computation systems - areas where mem-
ristors are currently pushing towards prototype devices.
Thus, understanding the origins of chaos in memristive
systems may be critical to avoid or elminate chaos.
The layout of this paper is as follows: In section 2,
the chaotic regime is demonstrated experimentally. For
the experiment, we have built a memristor emulator
[20, 23, 33], namely a simple circuit that can emulate es-
sentially any memristive function f , and has been used by
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2FIG. 1: (a) Electronic circuit used in chaos measurements
consisting of the programmable voltage source V (t), 510
Ohms resistor R0 and memristor M. The memristor specifica-
tions are given in the text. (b) Schematic of the double-well
potential governing the memristor. (c) Optical photograph of
memristor emulator.
two of the present authors (YVP and MD) to build mem-
capacitor and meminductor emulators [33], discuss learn-
ing and associative memory [20], build programmable
analog circuits [23], and even perform logic and arith-
metic operations [34]. In this work we have implemented
the double-well potential of Eq. (3). Applying ac-pulse
sequences, we explicitly show chaotic behavior within a
certain range of applied voltage amplitudes. Then, in
section 3, we connect our experiment to a theoretical in-
vestigation of this system, including exploration of the
phase-space and Lyapunov exponents for such double-
well potentials. Our main results and conclusions are
summarized in section .
EXPERIMENTAL DEMONSTRATION OF
CHAOS
For our experiment, the simple electronic circuit shown
in Fig. 1(a) was constructed. A programmable voltage
source V (t) is connected in series with the memristor
M and a current-sensing resistor R0. A memristor em-
ulator [20, 23, 33] whose circuit image is shown in Fig.
1(c) was employed for the memristor. At the electronic
component level, the memristor emulator consists of a
digital potentiometer, analog-to-digital converter (ADC)
unit and control unit (microcontroller). The control unit
reads the digital code from the ADC (corresponding to
the applied voltage) and generates (and writes) a code
for the digital potentiometer according to the predefined
algorithm. For the case of the double-well potential we
have re-written Eq. (3) in the form
x¨ = −c1x˙− c2x
(
x2 − 1)+ c3VM (t). (4)
where c1 = 2 s−1, c2 = 100 s−2 and c3 = 30 V−1s−2. The
function RM (x) was then chosen as RM = (4875+1560x)
Ohms. According to Eq. (4) at VM = 0 the potential
minima ±x0 are located at ±1.
We also make use of a control memristor, programming
our emulator with a standard threshold-type model [19]
I(t) = x−1VM (t), (5)
x˙ = −βVM + 0.5β(|VM + VT | − |VM − VT |) (6)
with the parameters β=62kΩ/(V·s), VT=0.625 V, and
the memristance can change only between R1 = 1kΩ
and R2 = 10kΩ. In the actual microcontroller’s software
implementation, the value of x is monitored at each time
step and in the situations when x < R1 or x > R2, it is
set equal to R1 or R2, respectively.
In this circuit, the applied voltage and the voltage
across R0 are both measured at 800 Hz, in hardware-
timed synchronization with the update-rate of V (t). The
sequence of the applied voltage V (t) is as follows: start-
ing from zero applied voltage, we apply a large negative
voltage (-2.25V) for 2 seconds, followed by zero voltage
for 1 second. This acts as a reset, ensuring we know the
initial state of the memristor. After this reset, a sinu-
soidal voltage of 2 Hz is applied with a peak amplitude
Vapp. This is applied for 10 seconds for the control mem-
ristor, and 20 seconds for the chaotic memristor. After
this, the voltage is returned to zero, and the system is al-
lowed to rest for 5 seconds. Then the complete sequence
(including a reset each time) is repeated for increasing
values of Vapp between 0.1 V and 2.9 V with 1000 steps.
It is important to include a reset in each sequence, as
the memristor retains information about previous volt-
ages applied to it. By utilizing such a reset we can insure
that initial conditions are known, a very important point
for chaotic systems.
From the measured VR0 the instantaneous current I(t)
through the circuit can be calculated at any time. As
indicated in Eq. (1), I(t) is a critical parameter for un-
derstanding the behavior of RM . Figure 2 plots such
current for four important cases. In Fig. 2(a), current
traces are plotted for our control memristor (black) and
chaotic memristor (orange) for Vapp = 0.5 V, which is
below the threshold voltage for both systems. For such
sub-threshold voltages, the response of both systems is
nearly linear, and we observe periodic sinusoidal currents.
In Fig. 2(b) we repeat this for Vapp = 2.25V , which
is above threshold voltage. In this case we observe the
control memristor (black) circuit exhibits very nonlinear
currents. However, despite the un-harmonic shape, the
amplitudes of the current peaks (both positive and nega-
tive) are nearly constant and predictable from one to the
3FIG. 2: Traces showing current through the memristor for two
cases: a control memristor and our chaotic memristor. The
chaotic memristor operates according to Eqs. (1,4) with RM
defined below Eq. (4). The control memristor operates ac-
cording to Eqs. (5,6). Traces are shown for two voltages: (a)
The applied voltage amplitude is below the threshold where
both systems behave linearly. (b) The applied voltage am-
plitude is above threshold. In the above-threshold region for
our chaotic memristor, notice that the amplitude of any peak
follows no pattern, while the control memristor peaks remain
constant even though it follows an un-harmonic wave-shape.
In each case the initial low voltage is a “reset" procedure to
verify the state of the memristor is known at the onset of
applied oscillations.
next. In contrast, for the chaotic memristor the current-
peak amplitude from one cycle to the next can be very
different, and change in an unpredictable (pattern-less)
manner. This is a fingerprint of chaotic behavior.
In order to better illustrate this chaotic behavior, we
construct Poincaré plots from the complete I(t) dataset.
To do this, the amplitude of I(t) is extracted at periodic
times of the driving frequency, selecting the positive peak
of each oscillation. All peaks in each Vapp dataset are
plotted as a function of the Vapp, except the first 3 peri-
ods from each Vapp are omitted to exclude any transient
effects. This procedure gives 37 values for the chaotic
memristor and 17 for control memristor for each Vapp.
These are plotted in Fig. 3.
Looking at the Poincaré plots, we see very different
behavior between the control memristor and the chaotic
memristor. In the low voltage region (<1 V) of the
control memristor (Fig. 3a), the 17 points overlap al-
most exactly, creating a linear response. Above 1 V, two
narrowly split branches emerge. Most probably, these
branches are a result of the finite resistance descritiza-
tion in our memristor emulator. For the rapid x˙ above
threshold, errors stemming from the relatively slow in-
ternal update rate of the emulator causes the resistance
value to jitter two neighboring digital values. This small
effect (only ∼1% changes in R) comes only from our em-
FIG. 3: Poincaré graphs constructed from the oscillation
peaks from the I−V datasets (such as those in 2). For the con-
trol memristor (a), the graph shows no chaotic behavior any-
where. For the chaos memristor (b), above a certain threshold
(about 1 V) the behavior is chaotic. The threshold at which
this chaos onset is determined by the potential barrier be-
tween the double well. The colors used for sequential points
follows a repeating rainbow colormap. This further helps to
show the lack of any pattern, as no color pattern/structure is
evident.
ulator implimentation and not the memristive dynamics
itself. The negative differential resistance also stems from
the function Eq. (6) of our control memristor [19]. The
Poincaré plot for the chaotic memristor looks very differ-
ent. At low voltages, it also behaves as a normal linear
resistor. However, above a threshold voltage of about 1V,
the linear structure disintegrates into complete filling of
the phase-space between a lower and an upper bound.
On a Poincaré plot, this is clear evidence of chaotic be-
havior. The space filling is a graphic representation of
the fact that even when subjected to a periodic potential,
the response of the system at later times is unpredictable
(within system bounds, as well as restrictions of harmonic
driving). There is some interesting fine-structure within
part of the chaotic-memristor Poincaré plot, including
one sub-voltage peak at about 0.8 V, and the existence
of what appears to be a tri-stable region near 1.25 V.
This is typical of chaotic systems (see, e.g., Ref. [35]).
THEORETICAL ANALYSIS
One simple way to understand the chaotic nature of
the response seen in Fig. 3 is to look at the instanta-
neous resistance value of the memristor after some fixed
time. Because the memristance value is so sensitive to
the complete history of applied voltage, memristors with
certain state-response functions - including, but likely not
limited to, the double-well function used in this work -
4can enter a chaotic region where a small change in ini-
tial conditions produces a radically different value after
a fixed time; the so called “butterfly effect". We can
illustrate this quite nicely numerically. To do so, we re-
peat the procedure of our experiment, driving the sys-
tem with sinusoidal V (t) and solving for a final value
RM (tf ) at tf = 19.875 seconds. In a non-chaotic sys-
tem, small changes in the driving voltage amplitude Vapp
would cause small changes in RM (tf ). In our chaotic
memristive system, however, small changes produce a
pseudo-random value of RM (tf ), within certain bounds.
This is shown in Fig. 4. One advantage of illustrating
this numerically is that it eliminates noise or other ex-
perimental errors from affecting the long-time value of
RM (tf ), which can give the false impression of chaotic
behavior even when none exists.
FIG. 4: Numerically calculated value of memristance RM (tf )
at tf = 19.875s. This is plotted as a function of the amplitude
of the applied voltage Vapp. The fact that small changes in
Vapp (i.e., neighboring x-axis points) result in large changes
in RM (tf ) is an indicator of chaos.
One final theoretical tool which is often employed to
help understand chaotic systems is the phase-space at-
tractor plot and accompanying calculation of the Lya-
punov exponents. For the double-well function of Eq. (4)
which we use, the phase-space can be plotted as x˙(x).
This is shown in Fig. 5 for two voltages, one below
threshold (0.5V) and one above (1.6V). Below threshold
(Fig 5a) we observe the phase-space trajectory quickly
moves from initial conditions into a steady orbit. This
is non-chaotic behavior. Above threshold (Fig 5b), there
is no single steady orbit, but instead the system circles
around two attractors and explores almost an entire avail-
able phase space (determined by both both VRm and sys-
tem properties).
The Lyapunov exponent is a measure of how quickly
two orbits in the phase space, originating from infinites-
imally close initial conditions, will diverge in time, as
expressed in the equation:
|δRM (t)| ≈ eλt|δRM (t0)| (7)
FIG. 5: System trajectories below (a) and above (b) the chaos
onset. These plots represent 50s of system evolution driven
by an applied ac voltage of 2 Hz frequency. The voltage am-
plitude is shown on the plots for each case.
We calculate the maximum Lyapunov exponent for our
system using the common numerical method described
in [36, 37]. For the two voltages in Fig. 5a,b (above and
below threshold), we obtain values for the maximum Lya-
punov exponent of λ = −2.1s−1 and λ = 0.15s−1, respec-
tively. As the latter (above-threshold) value is greater
than zero, it proves the chaotic nature of the double-well
system above threshold volage. Although it would be
gratifying to see a similar result obtained from our ex-
perimentally collected data, noise and limited data make
this difficult. This is not surprising, as unambiguous Lya-
punov exponent calculation from data is often a difficult
matter.
SUMMARY AND CONCLUSIONS
In this work, we have proposed a model of chaotic
memristor whose internal state dynamics is described by
an equation of a particle in multi-well potential. As an
example of such a model, a nonauthonomous chaotic cir-
cuit based on a memristor governed by a double-well po-
tential was investigated both experimentally and theo-
retically. This simple circuit consists only of a memristor
5and a series current-sensing resistor. Using a memris-
tor emulator, we have experimentally demonstrated the
chaotic operation of this circuit, and contrasted it to the
observed non-chaotic response when a traditional control
memristor is used. By subjecting our chaotic memristive
circuit to periodic applied voltages, we have constructed
a Poincaré map for our system which clearly identifies
a region of chaotic behavior above a threshold voltage.
The simplicity of this chaotic circuit should entice op-
portunities in many applications. Also, awareness of the
existence of a chaotic region which may potentially exist
in many memristive systems is critical for avoiding (or
utilizing) this region as necessary.
Moreover, the similarity between our model of chaotic
memristor and a wide range of physical systems, includ-
ing TiO2 memristors [7], suggests that our results can
be realizable in certain material systems. Indeed, the
oxygen vacancies’ migration in TiO2 memristors can be
considered as a hopping of a classical particle between
potential minima [26]. Such a process, for a single va-
cancy, is exactly described by Eq. (3), where x is the
vacancy’s position and U(x) is the potential energy pro-
file along the vacancy’s path. As the vacancies’ positions
define the transport properties of memristive devices [7],
chaotic features of vacancies motion should be visible in
I−V response. In fact, the experimentally observed noise
in periodically driven TiO2 memristors (see, for example,
Fig. 1c of Ref. [7]) may be related to chaotic dynamics
of oxygen vacancies.
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